



2816
PATENT

I hereby certify that on the date specified below, this correspondence is being deposited with the United States Postal Service as first-class mail in an envelope addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

December 2, 2003


Ayesha J. Shaikh

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant : Theodore T. Pekny	Attorney Docket No.: 500118.02
Serial No. : 10/633,247	Group Art Unit : 2816
Filed : August 1, 2003	Examiner : Not Yet Assigned
Title : DUAL BANDGAP VOLTAGE REFERENCE SYSTEM AND METHOD FOR REDUCING CURRENT CONSUMPTION DURING A STANDBY MODE OF OPERATION AND FOR PROVIDING REFERENCE STABILITY DURING AN ACTIVE MODE OF OPERATION	

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450


Sir:

In accordance with 37 C.F.R. §§ 1.56 and 1.97 through 1.98, applicant wishes to make known to the Patent and Trademark Office the references set forth on the attached form PTO-1449. This application relies, under 35 U.S.C. § 120, on the earlier filing date of prior Application No. 10/074,176, filed February 11, 2002. The references listed on the attached Form PTO-1449 were submitted to and/or cited by the Patent and Trademark Office in this prior application and, therefore, are not required to be provided in this application. If the Examiner wishes, copies will be provided upon request. Although the aforesaid references are made known to the Patent and Trademark Office in compliance with applicant's duty to disclose all information he is aware of which is believed relevant to the examination of the above-identified application, applicant believes that his invention is patentable.

Please acknowledge receipt of this Supplemental Information Disclosure Statement and kindly make the cited references of record in the above-identified application.

Respectfully submitted,

DORSEY & WHITNEY LLP


Kimton N. Eng
Registration No. 43,605


KNE:ajs

Enclosures:

Postcard
Form PTO-1449

1420 Fifth Avenue, Suite 3400
Seattle, WA 98101
Telephone (206) 903-8800
Facsimile (206) 903-8820

h:\ip\documents\clients\micron technology\100\500118.02\500118.02 supp ids.doc

FORM PTO-1449
(REV.7-80)U.S. DEPARTMENT OF COMMERCE
PATENT AND TRADEMARK OFFICEINFORMATION DISCLOSURE STATEMENT
(Use several sheets if necessary)ATTY. DOCKET NO.
50118.02APPLICATION NO.
10/633,247

APPLICANT(S)

Theodore T. Pekny

FILING DATE

August 1, 2003

GROUP ART UNIT
2816

U.S. PATENT DOCUMENTS

*EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
	AA	3,887,863	06/03/75	Brokaw	323	19	
	AB	5,051,686	09/24/91	Schaffer	323	313	
	AC						
	AD						
	AE						
	AF						
	AG						
	AH						

FOREIGN PATENT DOCUMENTS

		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION	
							YES	NO
	AI							

OTHER PRIOR ART (Including Author, Title, Date, Pertinent Pages, Etc.)

AJ	“Bandgap Circuit,” (January 4, 2002) < http://www.ele.uri.edu/Courses/ele535/startup.kills/gap.html > pp. 1-2.
AK	“Chopping: A Technique for Noise and Offset Reduction,” Internet Business Systems, Inc., 2001, pp. 1-6.
AL	“The Design of Band-Gap Reference Circuits: Trials and Tribulations,” IEEE Proceedings of the 1990 Bipolar Circuits and Technology Meeting, September 1990, pp. 1-14.
AM	Jenkins, A., “Analogue and Mixed Signal Integrated Circuit Design,” Text & Images Bolton Institute and Northumbria University, 1999, pp. 1-9.
AN	Kauffman, B., “Basic Operation of Bandgap Voltage References,” AMI Semiconductor Application Specifics Newsletter, 1998, pp. 1-3.
AO	“Selecting Voltage References,” Maxim Integrated Products, 2001, pp. 1-15.

EXAMINER

DATE CONSIDERED

* EXAMINER: Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).